

LJ64H034

SHARP

Features

- Display size: 23 cm [8.9"]
- Display format: 640 (W) × 400 (H) dots
- Dot pitch: 0.30 (W) × 0.30 (H) mm
- Input signal level: CMOS level
(Compatible with Passive dot matrix LCD)
- Drive method: P-P symmetric drive
- Structure: Baseplate
- Detachable DC/DC converter
- Weight: 500 g (540 g*)
*Including DC/DC converter

■ Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V _H	V _L + 0.3	V
Interface signal (Logic "L")	V _L	-0.3	V
Supply voltage (Logic)	V _L	7	V
Supply voltage (Panel drive)	V _D	14	V
Operating temperature	T _{opr}	-5 to +55*1	°C
Storage temperature	T _{stg}	-40 to +80	°C

Note) * No dew condition

*1 Survival Temperature Range:
(Operating)

T_{opr} = -20 to +65 °C


Although there is a possibility of visible noise or unevenness on the panel, permanent damage shall not be sustained.
(No condensation)

■ Corresponding connector for interface

DF11-20DS-2C (HIROSE ELECTRIC CO.) or equivalents
(crimp contact : DF11-2428 SC)

Outline Dimensions

(Unit:mm)



Electro-optical Characteristics

(Ta = 25 °C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	V _L	—	4.75	5.0	5.25	V
Supply current (Logic)	I _L	V _L = 5 V	30	—	300	mA
Supply voltage (Panel drive)	V _D	—	11.4	12.0	12.6	V
Supply current (Panel drive)	I _D	V _D = 12 V	(*)	—	1 300	mA
Power consumption	P _T	V _L = 5 V, V _D = 12 V	—	11	—	W
Luminance	L _{ON}	All dots lit	137	200	—	cd/m ²
Off luminance	L _{OFF}	All dots turned off	—	—	3.4	cd/m ²
Luminance distribution	ΔL _{OS}	All dots lit	—	—	35	%
Fill factor			—	0.54	—	
Shadowing characteristics	ΔL _{SO}	Fixed pattern	—	10	—	%
Viewing angle			—	180	—	°

(*) 10 mA in condition with no signals nor V_L supplying

Interface Signals

Pin No.	Symbol	Description
1	UD1	2nd display signal
2	UD0	1st display signal
3	UD3	4th display signal
4	UD2	3rd display signal
5	LD1	2nd display signal
6	LD0	1st display signal
7	LD3	4th display signal
8	LD2	3rd display signal
9	CP2	Data input clock signal
10	GND	Ground
11	CP1	Input data latch signal
12	GND	Ground
13	S	Scan start-up signal
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	V _L	5 V
18	V _L	5 V
19	V _D	12 V
20	V _D	12 V


Interface Timing Ratings

(Ta = 25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Frame frequency	1/T _{FRM}	60	—	120	Hz
CP2 clock cycle	T _{CP2}	182	—	—	ns
High level clock width	t _{CH1}	60	—	—	ns
Low level clock width	t _{CL1}	60	—	—	ns
CP1 clock cycle	t _{CP1}	40	—	—	μs
High level latch clock width	t _{CH1}	60	—	—	ns
Data set up time	t _{su}	50	—	—	ns
Data hold time	t _h	40	—	—	ns
CP1 ↑ clock allowance time from CP2 ↓	t _{s21}	0	—	—	ns
CP2 ↓ clock allowance time from CP1 ↓	t _{s12}	200	—	—	ns
Clock rise/fall time	t _r , t _f	—	—	t _r *	ns

* t_r = (T_{CP2} - T_{CH1} - T_{CL1}) / 2 ≤ 30 ns

Connector



Interface Timing Chart

